Increasing thrust without increasing a drone’s footprint.
Our Cadence Channel Partner in Scandinavia, neptech, shares a case study investigating the interaction of a coaxial rotor system and how to optimize its efficiency.
Coaxial rotor systems are appealing for multirotor drones, as they increase thrust without increasing the vehicle’s footprint. However, the thrust of a coaxial rotor system is reduced compared to having the rotors in line. It is of interest to increase the efficiency of coaxial systems, both to extend mission time and to enable new mission capabilities. This study investigates how adjusting the pitch of the lower rotor relative to that of the upper one impacts the overall efficiency of the system. A coaxial rotor system for a medium-sized drone with a rotor diameter of around 70 cm is used.
Read the full case study to watch the video of the rotor interaction.
Name* (Note: This name will be displayed publicly)
Email* (This will not be displayed publicly)
AMD CTO Mark Papermaster talks about why heterogeneous architectures will be needed to achieve improvements in PPA.
Heterogeneous designs and AI/ML processing expose the limitations of existing methodologies and tools.
Disaggregating SoCs into multiple chips introduces potential issues that may take years to show up.
Analog foundry expansion; EDA investments; 112 startups raise over $2.6B.
Suppliers are investing new 300mm capacity, but it’s probably not enough. And despite burgeoning 200mm demand, only Okmetic and new players in China are adding capacity.
100% inspection, more data, and traceability will reduce assembly defects plaguing automotive customer returns.
Engineers are finding ways to effectively thermally dissipate heat from complex modules.
Some of the less common considerations for assessing the suitability of a system for high-performance workloads.
Different interconnect standards and packaging options being readied for mass chiplet adoption.
Manufacturing 3D structures will require atomic-level control of what’s removed and what stays on a wafer.
Increased transistor density and utilization are creating memory performance issues.
Disaggregation and the wind-down of Moore’s Law have changed everything.